Abstract: In this paper, we propose architecture to simulate wafer probe. We use a modeling tool named CTPN (colored-timed Petri nets) to model all testing flow. With CTPN model, we can predict the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results