Abstract: In this paper, a synchronous up/down counter using gate driver logic and high-speed local clock generation is designed and implemented in CMOS technology. The suggested counter is perfect ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results